

## JUMPERS AND STUFF

REF	TYPE	DESCRIPTION	PAGE
JP1	BLOB	KEYBOARD RESET	7
JP2	BLOB	CO VS. QA ADDRESS MAP 2	
JP3	BLOB	EXPANSION RAS SELECT 3	
JP4	BLOB	BYPASS 2H-BYTE DECODER 3	
JP7	BLOB	EXPANSION/TICK OPTION 6, 8	
JP8	BLOB	LIGHT PEN PORT SELECT 5	
JP9	BLOB	ON-BOARD RTC BYPASS 8	
JP10	BLOB	RS232 AUDIO I/O CUTOUS 5	
JP11	BLOB	TTL VS RS170 COMP SYNC 4	

## CONNECTORS

REF	TYPE	DESCRIPTION	PAGE
CN1	DB9P	MOUSE/JOYSTICK 1	5
CN2	DB9P	MOUSE/JOYSTICK 2	5
CN3	RCA-J	RIGHT AUDIO OUTPUT	5
CN4	RCA-J	LEFT AUDIO OUTPUT	5
CN5	DB25S	EXTERNAL FLOPPY	7
CN6	DB25P	EXTERNAL SERIAL PORT	5
CN7	DB25S	PARALLEL PRINTER PORT 6	
CN8	SO DIN	POWER SUPPLY CONNECTOR 10	
CN9	DB25P	VIDEO OUTPUT	4
CN10	RCA-J	COMPOSITE VIDEO	4
CN11	DIL-34	INTERNAL FLOPPY SIGNAL 7	
CN12	SIL-4	INTERNAL FLOPPY POWER 7	
CN13	SIL-6	KEYBOARD CONNECTOR	7
P1	EDGE 66	EXPANSION CONNECTOR	9
P9	RA-56H	MEM. EXP. MAIN-BOARD	8

## SIGNAL GLOSSARY

SIGNAL	DESCRIPTION (AREA)	PAGES
28MHZ	28.63636 MHZ MASTER CLOCK	2
7MHZ	7.15909 MHZ PROCESSOR CLOCK	2, 4, 9, 10
A[23:1]	PROCESSOR ADDRESS BUS (68000)	2, 6, 8, 9
ACK	DATA ACKNOWLEDGE (PARALLEL PORT)	6
AS	ADDRESS STROBE (68000)	2, 9
AUDIN	AUDIO INPUT (RS232 PORT)	5, 6
AUDOUT	AUDIO OUTPUT (RS232 JACK)	5, 6
BEER	BUS ERROR (68000)	2, 9
BG	BUS GRANT (68000)	2, 9
BGACK	BUS GRANT ACKNOWLEDGE (68000)	2, 9
BLISS	BLITTER SLOWDOWN (CHIPS)	2
BLT	CHIP MEMORY ACCESS (CHIPS)	2
BR	BUS REQUEST (68000)	2, 9
BUSY	DEVICE BUSY (PARALLEL PORT)	6
CASL/U	COLUMN ADDRESS STROBE (DRAM)	6, 3
CK/CLKQ	COLOR CLOCK / QUADRATURE (CHIPS)	2-5, 9, 10
CDAC	7.15909 MHZ QUADRATURE CLOCK (CHIPS)	2, 4, 9, 10
CHNG	MEDIA CHANGE (FLOPPY)	6, 7
CLKR/W	READ-TIME CLOCK READ / WRITE (RTC)	2, 8
COMP	MONOCHROME COMPOSITE VIDEO (VIDEO)	4
CSYNC	COMPOSITE SYNC (VIDEO)	2, 4
CTS	CLEAR TO SEND (RS232 PORT)	6
D[15:0]	PROCESSOR DATA BUS (68000)	2, 6, 8, 9
DIR	STEP DIRECTION (FLOPPY)	6, 7
DKRD	DISK READ DATA (FLOPPY)	5, 7
DKW	DISK WRITE DATA (FLOPPY)	5, 7
DKEN	DISK WRITE ENABLE (FLOPPY)	5, 7
DHAL	CHIP DMA REQUEST LINE (CHIPS)	2, 5
DR[A:0]	DRAM ADDRESS BUS (DRAM)	2, 3
DRD[15:0]	DRAM DATA BUS (DRAM)	2-5, 8, 9
DSR	DATA SET READY (RS232 PORT)	6
DTACK	DATA TRANSFER ACKNOWLEDGE (68000)	2, 9
DTR	DATA TERMINAL READY (RS232 PORT)	6
E	PERIPHERAL ENABLE CLOCK (68000)	2, 6, 9
EXTICK	EXPANSION PRESENT / RTC TICK	2, 6, 8, 9
FC[2:0]	FUNCTION CODE (68000)	2, 9
FGREQ/?	FIRE BUTTON 0/1 (JOYSTICKS)	5, 6
HLT	PROCESSOR HALT (68000)	2, 9
HSTNC	HORIZONTAL SYNC (VIDEO)	2, 4, 6
INDEX	INDEX PULSE (FLOPPY)	6, 7
INT[2,3,6]	INTERRUPT REQUEST (CHIPS)	2, 5, 6, 9
IORSET	I/O RESET	6, 7, 9
IPL[2:0]	INTERRUPT PRIORITY LEVEL (68000)	2, 5, 9
KBCLOCK	KEYBOARD CLOCK (KEYBOARD)	6, 7
KBDATA	KEYBOARD DATA (KEYBOARD)	6, 7
KBRESET	KEYBOARD RESET (KEYBOARD)	7
UDS/UDS	UPPER / LOWER DATA STROBES (68000)	2, 9
LED	POWER ON LED / AUDIO FILTER DISABLE	5, 6, 7
LEFT/RIGHT	LEFT RIGHT AUDIO (AUDIO)	5

## REVISION HISTORY

REV	DESCRIPTION	DATE	APRVL	NUMBER
-	FOR OLDER REVISION 3/5 BOARDS			
	SEE SCHEMATIC 312511-01			
-	FOR OLDER REVISION 6A/7 BOARDS			
	SEE SCHEMATIC 312007-01			
0	PCB REVISION B PROTOTYPE	04/13/91	ORR	

## ECC LOG


ECC NUMBER	DESCRIPTION	DATE

SIGNAL	DESCRIPTION (AREA)	PAGES
LPEN	LIGHT PEN TRIGGER (JOYSTICKS)	2, 5
MTR	MOTOR ON (FLOPPY)	6, 7
MRO	MOTOR ON - DRIVE 0 (FLOPPY)	7
MOV/MOH	MOUSE C QUADRATURE V/H (JOYSTICKS)	4, 5
MIY/MIH	MOUSE I QUADRATURE V/H (JOYSTICKS)	4, 5
OVL	OVERLAY ROM OVER RAM	2, 6, 9
OVR	OVERWRITE SYSTEM DECODING	2, 9
PIXELSW	GENLOCK PIXEL SWITCH (VIDEO)	4
POTX/OY	POT LINES 0 X/Y (JOYSTICKS)	5
POT1/X1/Y1	POT LINES 1 X/Y (JOYSTICKS)	5
POUT	PAPER OUT (PARALLEL PORT)	6
PPA[7:0]	PARALLEL PORT DATA (PARALLEL PORT)	6
RAMEN	RAM ENABLE (CHIPS)	2
REGEN	CHIP REGISTER ENABLE (CHIPS)	2
RASD[1]	ROW ADDRESS STROBE (DRAM)	2, 3
RDY	DRIVE READY (FLOPPY)	6, 7
RESET	GENERAL RESET	6, 9
RGA[8:1]	REGISTER ADDRESS BUS (CHIPS)	2, 4, 5
R/G/B	RED / GREEN / BLUE VIDEO	4
RI	RING INDICATE (RS232 PORT)	6
ROMEN	ROM ENABLE (ROM)	2, 8
RTS	REQUEST TO SEND (RS232 PORT)	6
RST	PROCESSOR RESET (68000)	2, 5, 9
RXD	RECEIVE DATA (RS232 PORT)	5, 6
RW	PROCESSOR READ/WRITE (68000)	2, 6, 9
SEL	SELECT (PARALLEL PORT)	6, 7
SEL[3:0]	DRIVE SELECT (FLOPPY)	6, 7
SIDE	SIDE SELECT (FLOPPY)	6, 7
STEP	STEP IN/OUT COMMAND (FLOPPY)	6, 7
TRK0	TRACK ZERO SENSE (FLOPPY)	6, 7
TXD	TRANSMIT DATA (RS232 PORT)	5, 6
VMA	VALID MEMORY ADDRESS (68000)	2, 9
VPA	VALID PERIPHERAL ADDRESS (68000)	2, 9
VSYNC	VERTICAL SYNC (VIDEO)	2, 4, 6
WE	WRITE ENABLE (DRAM)	2, 3
WPROT	WRITE PROTECT SENSE (FLOPPY)	6, 7
XCLK	EXTERNAL GENLOCK CLOCK (VIDEO)	2, 4
XCLKEN	EXTERNAL CLOCK ENABLE (VIDEO)	2, 4, 9
XRDY	EXTERNAL DATA READY	2, 9

## KEY COMPONENTS


REF	CHIP	DESCRIPTION	PAGE
U1	68000	68000 PROCESSOR, 6MHZ	2
U2	8375	AGNUS HR	2
U3	8364	PAULA	5
U4	8373	DENISE HR	4
	8362	DENISE	QBS
US	5719	GARY	2, 7
U6	ASST	ROM 256X16, 200 NS	8
U7-B	8520	AMIGA VIA, 1 MHZ	6
U9	6242	REAL TIME CLOCK	8
U14	LF347	BIMOS OP-AMP	5
U38	1488	EIA LINE DRIVER	ALT
U39	1489	EIA LINE RECEIVER	6
U42	NES55	LIMER	9
U16-19	ASST	DRAM 256KX4, 120 NS	3
U20-23	ASST	DRAM 256KX4, 120 NS	3
X1	OSC	TTL 28.63636 MHZ NOSC	2
	OSC	TTL 28.37512 MHZ PAL	ALT
HY1	ASST	VIDEO HYBRID	4

A PAGE FOR SHARON AND YONNIE TO USE




A500 REV 8 PCB

NOTE: VARIOUS COMPONENTS ARE FOR EMI CONTROL  
AND MAY BE LOADED WITH FUNNY THINGS...




ROCK LOBSTER  
04 / 13 / 91  
A500 REV 8 PCB



PROCESSOR AND OTHER USEFUL COMPONENTS

	<b>COMODORE</b> COMMERCIAL BOARD REV B 256K RAM / 256K DRAM BOARD TWEET NET UNIT ROCK LOBSTER P/N 132813 W SCNT SMDT 1 W 18
--	---


NOTE: PAL USES 28.37516 MHZ



RAM

SPARE

NOTE1: JP4 BYPASSES U32 FOR 512K SYSTEM  
 JP3 SWAPS UPPER AND LOWER RAM BANKS  
 NOTE2: U20-23, U32 NOT LOADED FOR 512K SYSTEM



A500 REV 8 PCB




MEMORY AND...WELL, I USED TO REMEMBER

COMMODORE

SCHEMATIC BOARD REV. A  
 C/ASO MAIN BOARD  
 "ROCK LOBSTER"  
 312813



SCALE: 1/8" = 1"

# VIDEO POWER



NOTE: R409 CONTROLS COMPOSITE OUTPUT LEVEL FOR 390228-01 HYBRID.

# AUDIO POWER



A500 REV 8 PCB

NOTE: COMPONENTS DESIGNATED AS EXXX MAY BE LOADED WITH EMI FILTERS, FERRITE BEADS OR RESISTORS!




DENISE IS PRETTY MUCH INTO VIDEO...

COMMODORE

SCHEMATIC A500 REV 8  
A500 MAIN BOARD  
"ROCK LOBSTER"

1312813 W

SCALE: SHEET 4 OF 13



NOTE: GROUND INTERCONNECTION NEAR AUDIO JACKS.

NOTE: LED OFF, FILTERS BYPASSED

TODO: ANALYZE ANALOG

A500 REV 8 PCB






PAULA PREFERS THE TRADITIONAL MODES

COMMODORE

ROCK LOBSTER

1312813

RS232 DECOUPLING




A500 REV 8 PCB

NOTE: E501-503 ARE LOADED WITH 47 OHM 1/2 W RESISTORS

RS232, PARALLEL PORT AND KEYBOARD COMMODORE logo and part number information.


# EXPANSION BUS TERMINATION AND PULLUPS

## EXPANSION BUS




## BUFFERED RESETS

## CLOCK DISTRIBUTION




# POWER INPUT





NOTE: HEAVY LINES INDICATE A SINGLE POINT CONNECTION

# FCC GOOBERS




# GROUNDING HOLES, & C.



# DECOUPLING

# SPARES





CNY

NOTES: SOME CONFIGURATIONS OF THIS RAM EXPANSION REQUIRE MODS TO REV 3 AND 5 A500 BOARDS AND/OR USE OF THE AGNUS HR 2MB BOND-OUT.

U1-U4 ARE GENERIC 256K-BIT X 4 120 NS DRAM  
 RP911, RP912 ARE OPTIONAL DRD TERMINATION  
 C10 IS OPTIONAL AB/RAS SETUP TIME CONTROL  
 TP9 IS CLOCK CALENDAR FREQUENCY TEST POINT

REVISION HISTORY

REV	DESCRIPTION	DATE	APPL	NUMBER
1	PRODUCTION	03/19/89	DRR	


ECO HISTORY

ECO NUMBER	DESCRIPTION	DATE


CONFIGURATION OPTIONS

	A	B
ON-BOARD	512K	2M
ON A501	512K	-
U1-U4	256KX4	1MX4
AGNUS	FAT/HR	HR (2M)
JP1	1-2	-
JP9	1-2, 1-2	1-1, 2-2


CAKE  
 04/27/89  
 A501 REV 6C PCB




REAL TIME CLOCK



REFRESH "FEATURE"



REAL TIME POWER



DECOUPLING...

512K/2M-BYTE RAM EXPANSION AND CLOCK

COMMODORE  
 1312988 IT  
 312988 IT

### JUMPERS AND STUFF

REF	TYPE	DESCRIPTION	PAGE
JP1	BLDR	MEMORY EXPANSION SENSE	3
JP2	BLDR	REFRESH KILLING BYPASS	2
JP3	BLDR	EXPANSION RAS SELECT	2
JP9	BLDR	RTC SELECT DISABLE	3

### CONNECTORS

REF	TYPE	DESCRIPTION	PAGE
J9		56-RAFHHEH. EXP. MAIN-BOARD	3

### REVISION HISTORY

REV	DESCRIPTION	DATE	APRVL	MANAGER
-	FOR OLDER REVISION 3/5 BOARDS			
	SEE SCHEMATIC 312S11-D1			
-	FOR OLDER REVISION 6C BOARDS			
	SEE SCHEMATIC 312988-D1			
0	PCB REVISION 8 PROTOTYPE	05/13/91	GRR	

### ECO LOG

ECO NUMBER	DESCRIPTION	DATE

### SIGNAL GLOSSARY

SIGNAL	DESCRIPTION (AREA)	PAGES
A(23:1)	PROCESSOR ADDRESS BUS (68000)	3
D(15:0)	PROCESSOR DATA BUS (68000)	3
CAS/ZU	COLUMN ADDRESS STROBE (DRAM)	2,3
CLK/CLK0	CLOCK / QUADRATURE (CHIPS)	3
CLKRD/WR	REAL TIME CLOCK READ / WRITE (RTC)	3
CLKCS	REAL TIME CLOCK CHIP SELECT (RTC)	3
DR(A:0)	DRAM ADDRESS BUS (DRAM)	2,3
DRD(15:0)	DRAM DATA BUS (DRAM)	2,3
RASD/Z1	ROW ADDRESS STROBE (DRAM)	2,3

### KEY COMPONENTS

REF	CHIP	DESCRIPTION	PAGE
U1-U4	ASST	DRAM 256KX4, 120 NS	3
U5-U8	ASST	DRAM 256KX4, 120 NS	3
U9	6242	REAL TIME CLOCK	3
			5

A PAGE FOR PERVEEN AND LARRY TO USE

	DESIGNED BY	DATE	CONRADORE
	CHECKED BY	DATE	
	APPROVED BY	DATE	
	SCALE	SHEET	OF


1363836

A501+ REV 8 PCB

XDRD(15:0)

XDRR(8:0)

DRAM




\_XOE  
\_XCASL  
\_XCASU  
\_XRAS(1)  
\_XRAS(0)  
\_XWE

JP2A

JP2B

JP3




REFRESH "FEATURE"

NOTE: U5-U8 ARE ONLY LOADED FOR A501+ CONFIGURATION  
U11-U13 ARE ONLY LOADED FOR A501 COMPATIBILITY

U1-U4 ARE GENERIC 256K-BIT X 4 120 NS DRAM  
C10 IS OPTIONAL A8/RAS SETUP TIME CONTRL  
RP911,RP912 ARE OPTIONAL DRD TERMINATION  
TP9 IS CLOCK CALENDAR FREQUENCY TEST POINT

CAKE  
05/13/91  
A501+ REV 8 PCB




DRAM, LOTS AND LOTS OF DRAM

DATE	DESIGNED BY	DRIVER	CHECKED BY
05/13/91	CAKE	CAKE	CAKE
SCHEMATIC A501+ REV 8			
PARTS LIST			
U1-U8	256KX4 DRAM	1	1
U11-U13	256KX4 DRAM	0	0
U13	74F27	3	3
U12	74F06	3	3
U1	74LS103A	1	1
C1-C6	0.33UF	6	6
C10	47PF	1	1
RP901-RP903	RES	9	9
JP2A, JP2B, JP3	JUMPER	3	3


SCALE: 1:1  
SHEET 2 OF 3

MEMORY EXPANSION





A501+ REV 8 PCB


OPTIONAL TERMINATION



REAL TIME CLOCK



REAL TIME POWER



DECOUPLING

EXPANSION CONNECTOR AND CLOCK CHIP

DATE	REV	BY	CHKD	APPD	COMP
01/11/88	8	WJ	WJ	WJ	COMMOORE
SCHEMATIC: A501+ REV 8					
LIBRARY: A501+ REV 8/RTC					
DRAWN: WJ					
CHECKED: WJ					
DATE: 01/11/88					
SCALE: SHEET 3 OF 3					