


NOTE: VARIOUS COMPONENTS ARE FOR EMI CONTROL
AND MAY BE LOADED WITH FUNNY THINGS...



ROCK LOBSTER
04 / 13 / 91
A500 REV 8 PCB

NOTE: PAL USES 28.37516 MHZ


PROCESSOR AND OTHER USEFUL COMPONENTS

COMODORE	
SCHEMATIC A500 REV 8	
A500 NORTH BOARD	
ROCK LOBSTER	
DATE	1312813
SCALE	1/8" = 1" W 1/8"

DRD(15:0)

DRA(9:0)


BDRR(9:0)



RAM

SPARE

NOTE: JP4 BYPASSES U32 FOR 512K SYSTEM
 JP3 SWAPS UPPER AND LOWER RAM BANKS
 NOTE: U20-23, U32 NOT LOADED FOR 512K SYSTEM



A500 REV 8 PCB




MEMORY AND...WELL, I USED TO REMEMBER

COMMODORE


SCHEMATIC A500 REV 8
 C/A500 MAIN BOARD
 "ROCK LOBSTER"
 01312813

SCALE: SHEET 3 OF 10

VIDEO POWER



AUDIO POWER




A500 REV 8 PCB

NOTE: COMPONENTS DESIGNATED AS EXXX MAY BE LOADED WITH EMI FILTERS, FERRITE BEADS OR RESISTORS!

DENISE IS PRETTY MUCH INTO VIDEO...

PROJECT	DATE	COMMODORE
DESIGNER	DATE	SCHEMATIC
TESTER	DATE	ASSEMBLY
CHECKER	DATE	PCB
DATE	DATE	PCB
DATE	DATE	PCB

1/312813 W



NOTE: GROUND INTERCONNECTION NEAR AUDIO JACKS.






NOTE: LED OFF. FILTERS BYPASSED

TODD: ANALYZE ANALOG

PAULA PREFERS THE TRADITIONAL MODES

PROJECT	DATE	COMMODORE
DESIGNER	SCHEMATIC	AS500 REV. 8
TESTED BY	AS500 MAIN BOARD	ROCK LOBSTER
DATE	NO.	1312813
SCALE	SHEET	6 OF 10

RS232 DECOUPLING




A500 REV 8 PCB

NOTE: E501-503 ARE LOADED WITH 47 OHM 1/2 W RESISTORS


RS232, PARALLEL PORT AND KEYBOARD COMMODORE logo and title block with part numbers and scale information.

EXPANSION BUS TERMINATION AND PULLUPS


EXPANSION BUS



BUFFERED RESETS



CLOCK DISTRIBUTION




A500 REV 8 PCB

NOTE: RP105-RP111 ARE OPTIONAL INTERNAL BUS TERMINATION, AND ARE NOT NORMALLY LOADED.



EXPANSION BUS AND CLOCK DISTRIBUTION	
	COMODORE
DESIGNED BY	DAVID B. WILSON
DRAWN BY	DAVID B. WILSON
CHECKED BY	DAVID B. WILSON
DATE	11/15/87
PROJECT	COMMODORE 28600 DATA BOARD
REVISION	1
SCALE	1/8" = 1"
PARTS LIST	
U33	74F258
RP103	4.7K
RP104	4.7K
R191	1K
R192	1K
C47	470X7

POWER INPUT




NOTE: HEAVY LINES INDICATE A SINGLE POINT CONNECTION

FCC GOOBERS




DECOUPLING

GROUNDING HOLES, & C.



SPARES



CNY

NOTES: SOME CONFIGURATIONS OF THIS RAM EXPANSION REQUIRE MODS TO REV 3 AND 5 A500 BOARDS AND/OR USE OF THE AGNUS HR 2MB BOND-OUT.

U1-U4 ARE GENERIC 256K-BIT X 4 120 NS DRAM
 RP911,RP912 ARE OPTIONAL DRD TERMINATION
 C10 IS OPTIONAL AB/RAS SETUP TIME CONTROL
 TP9 IS CLOCK CALENDAR FREQUENCY TEST POINT

REVISION HISTORY

REV	DESCRIPTION	DATE	APPLY	NUMBER
1	PRODUCTION	09/19/89	ORR	


ECO HISTORY

ECO NUMBER	DESCRIPTION	DATE


CONFIGURATION OPTIONS

	A	B
ON-BOARD	512K	2M
ON A501	512K	-
U1-U4	256KX4	1MX4
AGNUS	FAT/HR	HR (2M)
JP1	1-2	-
JP9	1-2.1-2	1-1.2-2


CAKE
 04/27/89
 A501 REV 6C PCB




REAL TIME CLOCK



REFRESH "FEATURE"



REAL TIME POWER



DECOUPLING...

512K/2M-BYTE RAM EXPANSION AND CLOCK

COMMODORE
 13H/13C/13D/13E/13F/13G/13H/13I/13J/13K/13L/13M/13N/13O/13P/13Q/13R/13S/13T/13U/13V/13W/13X/13Y/13Z/13[

JUMPERS AND STUFF

REF	TYPE	DESCRIPTION	PAGE
JP1	BLOB	MEMORY EXPANSION SENSE	3
JP2	BLOB	REFRESH KILLING BYPASS	2
JP3	BLOB	EXPANSION RAS SELECT	2
JP9	BLOB	RTC SELECT DISABLE	3

CONNECTORS

REF	TYPE	DESCRIPTION	PAGE
J9		56-RAFHMH, EXP. MAIN-BOARD	3

REVISION HISTORY

REV	DESCRIPTION	DATE	APRVL	MANAGER
-	FOR OLDER REVISION 3/5 BOARDS			
	SEE SCHEMATIC 312511-01			
-	FOR OLDER REVISION 6C BOARDS			
	SEE SCHEMATIC 312908-01			
0	PCB REVISION 8 PROTOTYPE	05/13/81	ORR	

ECO LOG

ECO NUMBER	DESCRIPTION	DATE

SIGNAL GLOSSARY


SIGNAL	DESCRIPTION (AREA)	PAGES
A(23:1)	PROCESSOR ADDRESS BUS (68000)	3
D(15:0)	PROCESSOR DATA BUS (68000)	3
CAS/ZU	COLUMN ADDRESS STROBE (DRAM)	2, 3
CLK/CLK0	CLOCK / QUADRATURE (CHIPS)	3
CLKRD/WR	REAL TIME CLOCK READ / WRITE (RTC)	3
CLKCS	REAL TIME CLOCK CHIP SELECT (RTC)	3
DR(A:0)	DRAM ADDRESS BUS (DRAM)	2, 3
DRD(15:0)	DRAM DATA BUS (DRAM)	2, 3
RAS0/1	ROW ADDRESS STROBE (DRAM)	2, 3

KEY COMPONENTS

REF	CHIP	DESCRIPTION	PAGE
U1-U4	ASST	DRAM 256KX4, 120 NS	3
U5-UB	ASST	DRAM 256KX4, 120 NS	3
U9	6242	REAL TIME CLOCK	6
			5

REFRESH FEATURE

A PAGE FOR PERVEEN AND LARRY TO USE



	DESIGNED BY	DATE	PROJECT
	CHECKED BY	DATE	PROJECT
	APPROVED BY	DATE	PROJECT
	DATE	DATE	PROJECT
SCALE: 1:1		SHEET 0 OF 3	

A501+ REV 8 PCB

XDRD(15:0)

XDRR(8:0)

DRAM




NOTE: U5-U8 ARE ONLY LOADED FOR A501+ CONFIGURATION
 U11-U13 ARE ONLY LOADED FOR A501 COMPATIBILITY

U1-U4 ARE GENERIC 256K-BIT X 4 120 NS DRAM
 C10 IS OPTIONAL A8/RAS SETUP TIME CONTROL
 RP911,RP912 ARE OPTIONAL DRD TERMINATION
 TP9 IS CLOCK CALENDAR FREQUENCY TEST POINT

REFRESH "FEATURE"


CAKE
 05/13/91
 A501+ REV 8 PCB



DRAM, LOTS AND LOTS OF DRAM


DATE	05/13/91	DESIGNED BY	COMMOORE
REV	8	SCHEMATIC A501+ PCB	
WORKING UNIT	00001	ASSEMBLY	PCB/PC/ATC
DATE	05/13/91	SCALE	1:1
REV	8	PCB	363835
DATE	05/13/91	SCALE	SHEET 2 OF 3

MEMORY EXPANSION






A501+ REV 8 PCB

OPTIONAL TERMINATION



REAL TIME CLOCK



EXPANSION CONNECTOR AND CLOCK CHIP

COMMODORE

SCHEMATIC BOARD FOR
A501+ MEMORY/RTC
"CRAY"

DATE: 12/1984

REV: 8

363835

SHEET 3 OF 3