x68000:dmac
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Next revisionBoth sides next revision | ||
x68000:dmac [2017/09/11 10:30] – added MTC, MAR, DAR, BTC, BAR, NIV, EIV registers neko68k | x68000:dmac [2017/09/11 10:31] – add some newlines neko68k | ||
---|---|---|---|
Line 146: | Line 146: | ||
--- | --- | ||
- | MTC< | + | MTC< |
Number of transfer operands. | Number of transfer operands. | ||
--- | --- | ||
- | MAR< | + | MAR< |
Start memory transfer address. | Start memory transfer address. | ||
--- | --- | ||
- | DAR< | + | DAR< |
Start device transfer adddress. | Start device transfer adddress. | ||
--- | --- | ||
- | BTC< | + | BTC< |
Number of transfer blocks (the number of transfer information tables) in array chain mode. | Number of transfer blocks (the number of transfer information tables) in array chain mode. | ||
--- | --- | ||
- | BAR< | + | BAR< |
Start address of the transfer information table in array chain/link array chain mode. | Start address of the transfer information table in array chain/link array chain mode. | ||
--- | --- | ||
- | NIC< | + | NIC< |
Vector number to be used for interrupt generated when CSR ERR is %0. | Vector number to be used for interrupt generated when CSR ERR is %0. | ||
--- | --- | ||
- | EIV< | + | EIV< |
Vector number to be used for the interrupt generated when CSR ERR is %1. | Vector number to be used for the interrupt generated when CSR ERR is %1. |
x68000/dmac.txt · Last modified: 2019/08/27 20:45 by 127.0.0.1