av:snes_sp_dif
Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
av:snes_sp_dif [2005/10/30 11:36] – Moved and fixed images. nfg | av:snes_sp_dif [2019/08/27 20:45] (current) – external edit 127.0.0.1 | ||
---|---|---|---|
Line 9: | Line 9: | ||
Before you go any further, you need to find out what kind of APU you have. | Before you go any further, you need to find out what kind of APU you have. | ||
- | I'm assuming you already have a 4.5mm Nintendo screwdriver bit, otherwise you're going to have some difficulty getting into your SNES. Remove the six screws from the bottom, then take the top of the deck off. If you live in North America, you'll likely be presented with one of the two images: | + | I'm assuming you already have a 4.5mm Nintendo screwdriver bit, otherwise you're going to have some difficulty getting into your SNES. Remove the six screws from the bottom, then take the top of the deck off. If you live in North America, you'll likely be presented with one of the two images: |
{{av: | {{av: | ||
Line 52: | Line 53: | ||
Rather than draw up a schematic, I've made a table of the pins you need to connect. | Rather than draw up a schematic, I've made a table of the pins you need to connect. | ||
- | [quote] | + | < |
- | S-DSP S-APU CS8405A Pin | + | S-DSP S-APU CS8405A |
- | 33 3 +5VDC | + | 33 3 +5VDC |
- | 2 VL2+ | + | 2 VL2+ |
- | 3 EMPH [CS bits 3-5] Emphasis = 0 (no emphasis) | + | 3 EMPH [CS bits 3-5] Emphasis = 0 (no emphasis) |
- | 4 SFMT0 Data input is 16-bits right justified | + | 4 SFMT0 Data input is 16-bits right justified |
- | 5 SFMT1 " " | + | 5 SFMT1 " " |
- | 6 VD+ | + | 6 VD+ |
- | 11 TCBLD TCBL is output | + | 11 TCBLD TCBL is output |
- | 20 VL3+ | + | 20 VL3+ |
- | 23 VL+ | + | 23 VL+ |
- | 24 H/S Select hardware mode for controlling channel-status (CS) bit | + | 24 H/S Select hardware mode for controlling channel-status (CS) bit |
- | 27 VL4+ | + | 27 VL4+ |
- | 52 95 GND<sup>1</ | + | 52 95 GND(1) 7 DGND4 |
- | 8 DGND3 | + | 8 DGND3 |
- | 10 APMS Set data input to slave mode (input is controlled by ISCLK) | + | 10 APMS Set data input to slave mode (input is controlled by ISCLK) |
- | 16 CEN Select hardware mode A for setting channel status | + | 16 CEN Select hardware mode A for setting channel status |
- | 17 V [Validity bit] Sub-frame contains valid sample data | + | 17 V [Validity bit] Sub-frame contains valid sample data |
- | 18 U [User bit] Always 0 | + | 18 U [User bit] Always 0 |
- | 19 AUDIO<sup>2</ | + | 19 AUDIO(2) [CS bit 1] Non-Audio = 0 (block contains audio data) |
- | 22 DGND | + | 22 DGND |
- | 28 ORIG [CS bits 0 & 15] Pro = 0 (consumer format), L (Category Code MSB) = 0 (original recording) | + | 28 ORIG [CS bits 0 & 15] Pro = 0 (consumer format), L (Category Code MSB) = 0 (original recording) |
- | 47 16 RST 9 RST Reset | + | 47 16 RST 9 RST Reset |
- | 43 94 32kHz | + | 43 94 32kHz |
42 92 1.536MHz 13 ISCLK Sample bit clock | 42 92 1.536MHz 13 ISCLK Sample bit clock | ||
- | 44 93 DATA 14 SDIN Sample data input | + | 44 93 DATA 14 SDIN Sample data input |
78 52 8.192MHz | 78 52 8.192MHz | ||
- | Not connected | + | Not connected |
- | 25 TXN | + | 25 TXN |
- | Output | + | Output |
- | [/quote] | + | </code> |
< | < | ||
Line 120: | Line 121: | ||
Copyright ©2003 Alpha-II Productions | Copyright ©2003 Alpha-II Productions | ||
+ | |||
+ | ==== Using a CS8406 ==== | ||
+ | |||
+ | As the CS8405 is getting hard to get these days, here's a connection diagram for the CS8406. | ||
+ | |||
+ | {{av: | ||
+ | |||
+ | And I thought a pic of the pins on the DSP might be useful. | ||
+ | |||
+ | {{av: | ||
+ | |||
+ | The clock, data, and reset pins are all in the same place. | ||
+ | |||
+ | I got so frustrated trying to solder wires to the DSP inside the APU can I ended up giving up on analog audio and lifting the pins. Don't do this! This will result in a nice black screen. It's all better now. |
av/snes_sp_dif.1130636182.txt.gz · Last modified: 2019/08/27 20:44 (external edit)